| Moteur de recherche de fiches techniques de composants électroniques |
|
AS4SD16M16 Fiches technique(PDF) 21 Page - Micross Components |
|
|
|||||||||||||||||||||||||||||
AS4SD16M16 Fiches technique(HTML) 21 Page - Micross Components |
|
21 / 52 page ![]() SDRAM AS4SD16M16 AS4SD16M16 Rev. 2.6 04/13/15 Micross Components reserves the right to change products or specifications without notice. 21 WRITE with Auto Precharge 3. Interrupted by a READ (with or without auto precharge); A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after t WR is met, where tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 26). 4. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after t WR is met, where t WR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to the WRITE to bank m (Figure 26). FIGURE 26: WRITE With Auto Precharge Interrupted by a READ FIGURE 27: WRITE With Auto Precharge Interrupted by a WRITE |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |