| Moteur de recherche de fiches techniques de composants électroniques |
|
DP84902MS Fiches technique(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP84902MS Fiches technique(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 16 page ![]() DC and AC Device Specifications Absolute Maximum Ratings (Note) Note Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed The device should not be oper- ated at these limits The parametric values defined in the ‘‘Electrical Characteristics’’ tables are not guaranteed at these ratings The ‘‘op- erating conditions’’ table will define the conditions for actual device operation Supply Voltage 7V TTL Input Maximum Voltage 7V Maximum Output Voltage 7V ESD Susceptibility (Note 1) 2000V Note 1 Human Body model used (100 pF through 15 kX) General Operating Conditions are guaranteed over supply voltage and operating ambient temperature ranges unless otherwise specified Symbol Parameter Min Typ Max Units Test (Note 1) VDD ECLVCC Supply Voltage 45 5 55 V NA TA Operation Ambient Temperature 0 70 C NA TS Storage Temperature b 65 150 C NA CLOAD Capacitive Load on any Output ECL Output 10 pF NA TTL Output 15 IOH High Logic Level Output Current b 8 mA (Note A) (CMOS Logic Outputs Only) IOL Low Logic Level Output Current EARLY LATE 6 mA (Note A) (CMOS Logic Outputs Only) All Others 8 (Note A) VIH High Logic Level Input Voltage 2 V (Note A) VIL Low Logic Level Input Voltage 08 V (Note A) fNRZ NRZ Transfer Rate Operating Frequency 5 50 Mbs (Note A) fSCLK SYNCCLK Operating Frequency 75 75 MHz (Note A) tPW(RESET) RESET Pulse Width (negative) 5 SYNCCLK (Note A) (See Figure 3 ) PERIODS tPW(RG WG) RG or WG Wait Time after Power Down or Reset SYNCCLK with Respect to Positive Edge of CRLS Pin 10 PERIODS (Note B) (See Figure 3 ) Note 1 Typical values are specified at 25 C and 5V supply Note A This parameter is guaranteed by outgoing testing Note B The limit values have been determined by characterization data No outgoing tests are performed TLF11963 – 3 Note Power down mode selected in control register (see Table I) FIGURE 3 Reset Pin and Power Down Timing Diagram 4 |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |