FPD87392 datasheet(10/30 Pages) NSC

No de pièce	FPD87392

Description	3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS??Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA/UXGA)

PDF	30 Pages

Scroll/Zoom	100%

Fabricant	NSC [National Semiconductor (TI)]

Site Internet	http://www.national.com

Logo

10 / 30 page

AC Electrical Characteristics

A = 0˚C to 70˚C, VDD = 3.0V to 3.6V, IPI = 100 µA (Unless otherwise specified) (Continued)

Output Timing

Symbol

Parameter

Conditions

Min

Typ

Max

Units

RCHP

RSDS Clock (RSCK) High Period

T = 100

Ω,I

PI = 100 µA,

CLK= 85 MHz

5.7

RCLP

RSDS Clock (RSCK) Low Period

T = 100

Ω,I

PI = 100 µA,

CLK = 85 MHz

5.8

SPSTU

STH Rising to RSCK Falling

T = 100

Ω,I

PI = 100 µA,

CLK = 85 MHz

3.0

SPHLD

STH Falling to RSCK Falling

T = 100

Ω,I

PI = 100 µA,

CLK = 85 MHz

3.0

RSTU

RS(R, G, B) Setup to Falling or

Rising Edge of RSCK

T = 100

Ω,C

L(RSDS) = 5 pF,

PI = 100 µA,

CLK = 85 MHz, RSDS[2:0] = “100”

3.28

RHLD

RS(R, G, B) Hold from Falling or

Rising Edge of RSCK

T = 100

Ω,C

L(RSDS) = 5 pF,

PI = 100 µA, CLK= 85 MHz,

RSDS[2:0] = “100”

1.87

RSDS Setup and Hold Time with Data Skew Control Values - Reference

Only

(RxCLKP/N = 85 MHz; V

DD = 3.0 to 3.6V, RT = 100

Ω;I

PI = 100 µA; Duty Clock = 50%/50%, ±5%; 25˚C)

Note: Typical values on this table are measured under Static and Steady state conditions which may not be reflective of its per-

formance in the end application.

RSDS[2:0]

Setup Time (RSTU)

Hold Time (RHLD)

Units

Min

Typ

Max

Min

Typ

Max

000

1.26

3.91

001

1.75

3.41

010

2.30

2.90

011

2.77

2.41

100

3.28

1.87

101

3.79

1.37

110

4.27

0.89

111

4.77

0.76

FPD87392 Fiches technique(PDF) 10 Page - National Semiconductor (TI)

FPD87392 Fiches technique(HTML) 10 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Fiches technique Télécharger

Lien URL