CP3SP33SMSSLASHNOPB datasheet(76/407 Pages) TI1

76 / 407 page

CP3SP33

SNOSCW5 – MAY 2013

www.ti.com

INTGPA1

The Interrupt Priority Group A bits specify the least significant bit for selecting one of four

interrupt priority groups.

0 – Interrupt belongs to group 0 or 2.

1 – Interrupt belongs to group 1 or 3.

13.6.15 Interrupt Priority Group A Register 2 (INTGPAR2)

The INTGPAR2 register is a 32-bit, read/write register. Bits in this register specify the least significant bit

for selecting the priority group of the corresponding interrupt IRQ70 to IRQ64. Only bits 6:0 of this register

are used. The register is initialized to 0000 0000h at reset.

INTGPA2

The Interrupt Priority Group A bits specify the least significant bit for selecting one of four

interrupt priority groups.

0 – Interrupt belongs to group 0 or 2.

1 – Interrupt belongs to group 1 or 3.

13.6.16 Interrupt Priority Group B Register 0 (INTGPBR0)

The INTGPBR0 register is a 32-bit, read/write register. Bits in this register specify the most significant bit

for selecting the priority group of the corresponding interrupt IRQ31 to IRQ1. Bit 0 of this register is

reserved. The register is initialized to 0000 0000h at reset.

INTGPB0

Reserved

INTGPB0

The Interrupt Priority Group B bits specify the most significant bit for selecting one of four

interrupt priority groups.

0 – Interrupt belongs to group 0 or 1.

1 – Interrupt belongs to group 2 or 3.

13.6.17 Interrupt Priority Group B Register 1 (INTGPBR1)

The INTGPBR1 register is a 32-bit, read/write register. Bits in this register specify the most significant bit

for selecting the priority group of the corresponding interrupt IRQ63 to IRQ31. The register is initialized to

0000 0000h at reset.

INTGPB1

The Interrupt Priority Group B bits specify the most significant bit for selecting one of four

interrupt priority groups.

0 – Interrupt belongs to group 0 or 1.

1 – Interrupt belongs to group 2 or 3.

13.6.18 Interrupt Priority Group B Register 2 (INTGPBR2)

The INTGPBR2 register is a 32-bit, read/write register. Bits in this register specify the most significant bit

for selecting the priority group of the corresponding interrupt IRQ70 to IRQ64. Only bits 6:0 of this register

are used. The register is initialized to 0000 0000h at reset.

INTGPB2

Interrupts

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB Fiches technique(PDF) 76 Page - Texas Instruments

CP3SP33SMS/NOPB Fiches technique(HTML) 76 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL