| Moteur de recherche de fiches techniques de composants électroniques |
|
DP83902A Fiches technique(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83902A Fiches technique(HTML) 1 Page - National Semiconductor (TI) |
|
1 / 70 page ![]() TLF11157 PRELIMINARY November 1995 DP83902A ST-NIC TM Serial Network Interface Controller for Twisted Pair General Description The DP83902A Serial Network Interface Controller for Twisted Pair (ST-NIC) is a microCMOS VLSI device de- signed for easy implementation of CSMACD local area net- works These include Ethernet (10BASE5) Thin Ethernet (10BASE2) and Twisted-pair Ethernet (10BASE-T) The overall ST-NIC solution provides the Media Access Control (MAC) and Encode-Decode (ENDEC) with an AUI interface and 10BASE-T transceiver functions in accordance with the IEEE 8023 standards The DP83902A’s 10BASE-T transceiver fully complies with the IEEE standard This functional block incorporates the receiver transmitter collision heartbeat loopback jabber and link integrity blocks as defined in the standard The transceiver when combined with equalization resistors transmitreceive filters and pulse transformers provides a complete physical interface from the DP83902A’s ENDEC module and the twisted pair medium The integrated ENDEC module allows Manchester encod- ing and decoding via a differential transceiver and phase lock loop decoder at 10 Mbitsec Also included are colli- sion detect translator and diagnostic loopback capability The ENDEC module interfaces directly to the transceiver module and also provides a fully IEEE compliant AUI (At- tachment Unit Interface) for connection to other media transceivers (Continued) Features Y Single chip solution for IEEE 8023 10BASE-T Y Integrated controller ENDEC and transceiver Y Full AUI interface Y No external precision components required Y 3 levels of loopback supported Transceiver Module Y Integrates transceiver electronics including Transmitter and receiver Collision detect heartbeat and jabber timer Link integrity test Y Link disable and polarity detectioncorrection Y Integrated smart receive squelch Y Reduced squelch level for extended distance cable op- eration (100-pin QFP version) ENDEC Module Y 10 Mbs Manchester encodingdecoding plus clock re- covery Y Transmitter half or full step mode Y Squelch on receive and collision pairs Y Lock time 5 bits typical Y Decodes Manchester data with up to g18 ns jitter MACController Module Y 100% DP8390 softwarehardware compatible Y Dual 16-bit DMA channels Y 16-byte internal FIFO Y Efficient buffer management implementation Y Independent system and network clocks Y Supports physical multicast and broadcast address fil- tering Y Network statistics storage 10 System Diagram Station or DTE TLF11157 – 1 TRI-STATE is a registered trademark of National Semiconductor Corporation ST-NICTM is a trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation RRD-B30M115Printed in U S A |
Numéro de pièce similaire - DP83902A |
|
Description similaire - DP83902A |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |