| Moteur de recherche de fiches techniques de composants électroniques |
|
DM54LS273J Fiches technique(PDF) 3 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DM54LS273J Fiches technique(HTML) 3 Page - National Semiconductor (TI) |
|
3 / 6 page ![]() Switching Characteristics VCC ea50V TA ea25 C CL e 15 pF Symbol Parameter DM54LS DM74LS Units RL e 2kX Min Max Min Max fmax Maximum Clock Frequency 30 30 MHz tPLH Propagation Delay 24 24 ns tPHL CP to Qn 24 24 tPLH Propagation Delay 27 27 ns MR to Qn Functional Description The ’LS273 is an 8-bit parallel register with a common Clock and common Master Reset When the MR input is LOW the Q outputs are LOW independent of the other inputs Infor- mation meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to- HIGH transition of the clock input Truth Table Inputs Outputs MR CP Dn Qn LX X L H L HH H L LL H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial Logic Symbol TLF9825 – 2 VCC e Pin 20 GND e Pin 10 Logic Diagram TLF9825 – 3 3 |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |