Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADAV4601 Fiches technique(PDF) 49 Page - Analog Devices

No de pièce ADAV4601
Description  Audio Processor for Advanced TV
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADAV4601 Fiches technique(HTML) 49 Page - Analog Devices

Back Button ADAV4601 Datasheet HTML 45Page - Analog Devices ADAV4601 Datasheet HTML 46Page - Analog Devices ADAV4601 Datasheet HTML 47Page - Analog Devices ADAV4601 Datasheet HTML 48Page - Analog Devices ADAV4601 Datasheet HTML 49Page - Analog Devices ADAV4601 Datasheet HTML 50Page - Analog Devices ADAV4601 Datasheet HTML 51Page - Analog Devices ADAV4601 Datasheet HTML 52Page - Analog Devices ADAV4601 Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 60 page
background image
ADAV4601
Rev. B | Page 49 of 60
Address 0x0004 Serial Port Control 1 Register (Default: 0x0000)
Table 46.
Bit No.
Bit Name
Description
Default
Bits[15:13]
Reserved
Always write as 0 if writing to this register.
000
Bits[12:11]
SRC2 serial mode
Used to select the format of the data for SRC2.
00
00b = I2S
01b = left-justified
10b = right-justified
11b = not applicable
Bits[10:9]
SRC2 word width
Used to specify the word width of the data.
00
00b = 24 bits
01b = 20 bits
10b = 16 bits
11b = not applicable
Bits[8:7]
SRC1 serial mode
Used to select the format of the data for SRC1.
00
00b = I2S
01b = left-justified
10b = right-justified
11b = not applicable
Bits[6:5]
SRC1 word width
Used to specify the word width of the data.
00
00b = 24 bits
01b = 20 bits
10b = 16 bits
11b = not applicable
Bit[4]
Sync master slave
Used to set master or slave mode for the synchronous input. In slave mode, LRCLK1 and BCLK1
are provided by another source. In master mode, the ADAV4601 provides LRCLK1 and BCLK1.
0
0b = slave
1b = master
Bits[3:2]
Sync serial mode
Used to select the format of the data for the inputs used by the synchronous serial input block.
00
00b = I2S
01b = left-justified
10b = right-justified
11b = not applicable
Bits[1:0]
Sync word width
Used to specify the word width of the data for the synchronous digital inputs.
00
00b = 24 bits
01b = 20 bits
10b = 16 bits
11b = not applicable
Address 0x0005 Analog Power Management 1 Register (Default: 0x8000)
Table 47.
Bit No.
Bit Name
Description
Default
Bit[15]
DAC standby disable
Set to 1 after reset, which means all DACs are in normal mode but are still powered down.
1
0b = DACs in low power mode
1b = DACs in normal mode
Bit[14]
Reserved
Always write as 0 if writing to this register.
0
Bit[13]
REF BUF
Provides the voltage reference for the analog core.
0
1b = block powered up
0b = block powered down
Bit[12]
Reserved
Always write as 0 if writing to this register.
0
Bit[11]
Reserved
Always write as 0 if writing to this register.
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com