Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ACT2813 Fiches technique(PDF) 15 Page - Active-Semi, Inc

No de pièce ACT2813
Description  5V/2.4A Power Bank Solution
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ACTIVE-SEMI [Active-Semi, Inc]
Site Internet  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT2813 Fiches technique(HTML) 15 Page - Active-Semi, Inc

Back Button ACT2813 Datasheet HTML 11Page - Active-Semi, Inc ACT2813 Datasheet HTML 12Page - Active-Semi, Inc ACT2813 Datasheet HTML 13Page - Active-Semi, Inc ACT2813 Datasheet HTML 14Page - Active-Semi, Inc ACT2813 Datasheet HTML 15Page - Active-Semi, Inc ACT2813 Datasheet HTML 16Page - Active-Semi, Inc ACT2813 Datasheet HTML 17Page - Active-Semi, Inc ACT2813 Datasheet HTML 18Page - Active-Semi, Inc ACT2813 Datasheet HTML 19Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 23 page
background image
Rev 2, 19-May-15
Innovative PowerTM
- 15 -
www.active-semi.com
Copyright © 2015 Active-Semi, Inc.
ACT2813/ACT2813C
When laying out the printed circuit board, the
following checklist should be used to ensure proper
operation of the IC.
1. Arrange the power components to reduce the
AC loop size, VIN pin, Vout pin, SW pin and the
schottky diode.
2. Place input decoupling ceramic capacitor C1
and R9 as close to VIN pin as possible.
Resistor R9 is added in series with capacitor
C1 to damp the potential LC resonance .
3. Use copper plane for power GND for best heat
dissipation and noise immunity.
4. Place CSP and CSN capacitor C7 (10nF) close
to CSP and CSN pin as possible, use Kevin
Sense from sense resistor R1 and R2 to CSP
and CSN pins. 22uF decoupling capacitor is
added close to VBAT pin.
5. Place the ceramic capacitor C2 and D1 as
close to VOUT and PGND as possible, SW
goes under the C2 (recommend C2 to use 1206
size). SW pad is a noisy node switching. It
should be isolated away from the rest of circuit
for good EMI and low noise operation.
6. RC snubber is recommended to add across SW
to PGND to reduce EMI noise.
A demo board PCB layout example is shown in the
figure 16.
Top Layer
Figure 16.
PCB Layout
Bottom Layer
PC Board Layout Guidance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com