| Moteur de recherche de fiches techniques de composants électroniques |
|
TUSB8041IPAPQ1 Fiches technique(PDF) 30 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB8041IPAPQ1 Fiches technique(HTML) 30 Page - Texas Instruments |
|
30 / 48 page ![]() POPULATE FOR BC SUPPORT USB_SSRXP_DN2 USB_SSRXM_DN2 CAP_DN2_TXP CAP_DN2_TXM VBUS_DS2 USB_DP_DN2 USB_DM_DN2 USB_SSTXM_DN2 USB_SSTXP_DN2 DN2_VBUS BOARD_3P3V DN2_VBUS OVERCUR2Z PWRCTRL2_BATEN2 J3 USB3_TYPEA_CONNECTOR VBUS 1 DM 2 DP 3 GND 4 SSRXN 5 SSRXP 6 GND 7 SSTXN 8 SSTXP 9 SHIELD0 10 SHIELD1 11 C11 0.1uF C14 0.1uF C15 0.001uF FB2 220 @ 100MHZ R9 1M 0402 5% C13 0.1uF 0201 C12 0.1uF 0201 R8 4.7K 0402 5% TUSB8041-Q1 U1C PWRCTL2/BATEN2 3 OVERCUR2 15 USB_DP_DN2 41 USB_DM_DN2 42 USB_SSTXP_DN2 43 USB_SSTXM_DN2 44 USB_SSRXP_DN2 46 USB_SSRXM_DN2 47 POPULATE FOR BC SUPPORT DN1_VBUS VBUS_DS1 USB_SSTXP_DN1 USB_SSRXM_DN1 CAP_DN_TXM1 USB_SSRXP_DN1 CAP_DN_TXP1 USB_DM_DN1 USB_DP_DN1 USB_SSTXM_DN1 BOARD_3P3V DN1_VBUS PWRCTRL1_BATEN1 OVERCUR1Z C6 0.1uF C9 0.001uF C7 0.1uF 0201 C8 0.1uF 0201 J2 USB3_TYPEA_CONNECTOR VBUS 1 DM 2 DP 3 GND 4 SSRXN 5 SSRXP 6 GND 7 SSTXN 8 SSTXP 9 SHIELD0 10 SHIELD1 11 C10 0.1uF TUSB8041-Q1 U1B PWRCTL1/BATEN1 4 OVERCUR1 14 USB_DP_DN1 33 USB_DM_DN1 34 USB_SSTXP_DN1 35 USB_SSTXM_DN1 36 USB_SSRXP_DN1 38 USB_SSRXM_DN1 39 R6 4.7K 0402 5% FB1 220 @ 100MHZ R7 1M 0402 5% TUSB8041-Q1 SLLSEE6B – JULY 2014 – REVISED JANUARY 2016 www.ti.com 9.2.1.2.2 Downstream Port 1 Implementation The downstream port 1 of the TUSB8041-Q1 is connected to a USB3 Type A connector. With BATEN1 pin pulled up, Battery Charge support is enabled for Port 1. If Battery Charge support is not needed, then pull-up resistor on BATEN1 should be uninstalled. Figure 6. Downstream Port 1 Implementation 9.2.1.2.3 Downstream Port 2 Implementation The downstream port 2 of the TUSB8041-Q1 is connected to a USB3 Type A connector. With BATEN2 pin pulled up, Battery Charge support is enabled for Port 2. If Battery Charge support is not needed, then pull-up resistor on BATEN2 should be uninstalled. Figure 7. Downstream Port 2 Implementation 30 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |