54F/74F132

Quad 2-Input NAND Schmitt Trigger

General Description

The ’F132 contains four 2-input NAND gates which accept

standard TTL input signals and provide standard TTL output

levels. They are capable of transforming slowly changing in-

put signals into sharply defined, jitter-free output signals. In

addition, they have a greater noise margin than conventional

NAND gates.

Each circuit contains a 2-input Schmitt trigger followed by

ture. The Schmitt trigger uses positive feedback to effectively

speed-up slow input transitions, and provide different input

threshold voltages for positive and negative-going transi-

tions. This hysteresis between the positive-going and

negative-going input threshold (typically 800 mV) is deter-

mined by resistor ratios and is essentially insensitive to tem-

perature and supply voltage variations.

Features

n

Guaranteed 4000V minimum ESD protection

n

Standard Military Drawing (SMD)

n

5962-89487

Commercial

Military

Package

Package Description

Number

74F132PC

N14A

14-Lead (0.300" Wide) Molded Dual-In-Line

54F132DM (Note 2)

J14A

14-Lead Ceramic Dual-In-Line

74F132SC (Note 1)

M14A

14-Lead (0.150" Wide) Molded Small Outline, JEDEC

74F132SJ (Note 1)

M14D

14-Lead (0.300" Wide) Molded Small Outline, EIAJ

54F132FM (Note 2)

W14B

14-Lead Cerpack

54F132LM (Note 2)

E20A

20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbol

IEEE/IEC

DS009477-3

November 1994

© 1997 National Semiconductor Corporation

DS009477

www.national.com

1

PrintDate=1997/08/28 PrintTime=12:25:28 10193 ds009477 Rev. No. 1

cmserv

Proof

1

DSXXX