DIX4192IPFB datasheet(21/69 Pages) TI1

21 / 69 page

Ch2

Ch. 1

Ch2

Ch. 1

Ch2

BLS

(output)

SY C

(output)

CorU daa

(output)

Bit 0

Bit 1

Bit 2

Bit 4

Block Start

(Fr me

0St rtsHe

re)

-2

-4

-6

-8

-10

-12

-14

-16

-18

-20

JitterFrequency(Hz)

-10

-20

-30

-40

-50

-60

-70

-80

-90

-100

-110

-120

-130

-140

-150

100

SinusoidalJitterFrequency(Hz)

10k

100k

500m

200m

100m

50m

20m

10m

THD+N

OutputJitterAmplitude

InputJitterAmplitude

DIX4192

www.ti.com

SBFS031D – JANUARY 2006 – REVISED JANUARY 2016

Feature Description (continued)

The DIR includes a dedicated, active low AES3 decoder and PLL2 lock output, named LOCK (pin 11). The lock

output is active only when both the AES3 decoder and PLL2 indicate a lock condition. Additional DIR status flags

may be output at the general-purpose output (GPO) pins, or accessed through the status registers through the

SPI or I2C host interface. Refer to General-Purpose Digital Outputs and Control Registers for additional

information regarding the DIR status functions.

Figure 15. DIR Jitter Attenuation Characteristics

Figure 16. DIR Jitter Tolerance Plot

Figure 17. DIR Channel Status and User Data Serial Output Format Through the GPO Pins

Submit Documentation Feedback

Product Folder Links: DIX4192

DIX4192IPFB Fiches technique(PDF) 21 Page - Texas Instruments

DIX4192IPFB Fiches technique(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Fiches technique Télécharger

Lien URL