SM5847AF datasheet(21/30 Pages) NPC

21 / 30 page

SM5847AF

NIPPON PRECISION CIRCUITS—21

Group Delay

The data input to data output group delay is the delay

which occurs due to the digital ﬁlter calculations. It

is the time between the serial input data is com-

pletely read in (at rate fs) until the serial data is out-

put (at rate 8fs or 4fs, depending on the mode

selected).

tINPUT represents the LRCI clock rising edge after

the serial input data has been read in at rate fs.

tOUTPUT represents the WCKO clock falling edge at

the start of serial data output at rate 8fs or 4fs.

Table 13. Group delay

Mode

G r oup delay

Unit

CKSLN

SYNCN

tOUTPUT − tINPUT

L O W (256fs)

L O W

After reset, or sync mode

48.625/fs

sec

HIGH

Jitter-free mode

48.25/fs

− 49.0/fs

HIGH (192fs)

L O W

After reset, or sync mode

48.75/fs

HIGH

Jitter-free mode

48.375/fs

− 49.125/fs

Figure 6. Group delay timing (SYNCN = LOW)

1/fs

LRCI

WCKO

8fs

OMD=H

t OUTPUT

CKSLN=L

(256fs)

WCKO

4fs

OMD=L

WCKO

8fs

OMD=H

t OUTPUT

WCKO

4fs

OMD=L

t OUTPUT

serial data output (DOL,DOR)

CKSLN=H

(192fs)

t INPUT

1/fs

LRCI

48/fs

serial data input (DI/INF2N,

IW1N/DIL, IW2N/DIR)

serial data output (DOL,DOR)

SM5847AF Fiches technique(PDF) 21 Page - Nippon Precision Circuits Inc

SM5847AF Fiches technique(HTML) 21 Page - Nippon Precision Circuits Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Fiches technique Télécharger

Lien URL