PM0056 datasheet(103/156 Pages) STMICROELECTRONICS

103 / 156 page

DocID15491 Rev 5

103/156

PM0056

The Cortex-M3 instruction set

Operation

SEV is a hint instruction that causes an event to be signaled to all processors within a

multiprocessor system. It also sets the local event register to 1, see Power management on

page 42.

Condition flags

This instruction does not change the flags.

Examples

SEV ; Send Event

3.9.10

SVC

Supervisor Call.

Syntax

SVC{cond} #imm

where:

•

‘cond’ is an optional condition code, see Conditional execution on page 57.

•

‘imm’ is an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The SVC instruction causes the SVC exception.

imm is ignored by the processor. If required, it can be retrieved by the exception handler to

determine what service is being requested.

Condition flags

This instruction does not change the flags.

Examples

SVC

0x32

; Supervisor Call (SVC handler can extract the immediate value

; by locating it via the stacked PC)

3.9.11

WFE

Wait For Event.

Syntax

WFE{cond}

where:

•

‘cond’ is an optional condition code, see Conditional execution on page 57.

Operation

WFE is a hint instruction.

PM0056 Fiches technique(PDF) 103 Page - STMicroelectronics

PM0056 Fiches technique(HTML) 103 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL