HM5425161B datasheet(10/65 Pages) ELPIDA

10 / 65 page

HM5425161B, HM5425801B, HM5425401B Series

Data Sheet E0086H20

Pin Functions (1)

CLK,

CLK (input pin): The CLK and the CLK are the master clock inputs. All inputs except DMs, DQSs

and DQs are referred to the cross point of the CLK rising edge and the V

REF level.

When a read operation,

DQSs and DQs are referred to the cross point of the CLK and the

CLK. When a write operation, DMs and

DQs are referred to the cross point of the DQS and the V

REF level.

DQSs for write operation are referred to

the cross point of the CLK and the

CLK.

CS (input pin): When CS is Low, commands and data can be input. When CS is High, all inputs are

ignored. However, internal operations (bank active, burst operations, etc.) are held.

RAS, CAS, and WE (input pins): These pins define operating commands (read, write, etc.) depending on

the combinations of their voltage levels. See "Command operation".

A0 to A12 (input pins): Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross

point of the CLK rising edge and the V

REF level in a bank active command cycle.

Column address (AY0 to

AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B) is loaded

via the A0 to the A9 at the cross point of the CLK rising edge and the V

REF level in a read or a write command

cycle. This column address becomes the starting address of a burst operation.

A10 (AP) (input pin): A10 defines the precharge mode when a precharge command, a read command or a

write command is issued. If A10 = High when a precharge command is issued, all banks are precharged. If

A10 = Low when a precharge command is issued, only the bank that is selected by BA1/BA0 is precharged.

If A10 = High when read or write command, auto-precharge function is enabled. While A10 = Low, auto-

precharge function is disabled.

BA0/BA1 (input pin): BA0/BA1 are bank select signals. The memory array is divided into bank 0, bank 1,

bank 2 and bank 3. If BA1 = Low and BA0 = Low, bank 0 is selected. If BA1 = High and BA0 = Low, bank

1 is selected. If BA1 = Low and BA0 = High, bank 2 is selected. If BA1 = High and BA0 = High, bank 3 is

selected.

CKE (input pin): CKE controls power down and self-refresh. The power down and the self-refresh

commands are entered when the CKE is driven Low and exited when it resumes to High.

The CKE level must be kept for 1 CLK cycle (= t

CKEPW) at least, that is, if CKE changes at the cross point of

the CLK rising edge and the V

REF level with proper setup time tIS, by the next CLK rising edge CKE level

must be kept with proper hold time t

IH.

HM5425161B Fiches technique(PDF) 10 Page - Elpida Memory

HM5425161B Fiches technique(HTML) 10 Page - Elpida Memory

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Fiches technique Télécharger

Lien URL