MAS281 datasheet(43/55 Pages) DYNEX

43 / 55 page

MAS281

43/55

NO.

Parameter

Test Condition

Min.

Max.

Units

(notes 1 & 9)

(note 2) (note 2)

SURE, NPU, ILLAD, CONFW

valid after SYNC lo (note 10)

Load 1

TGCLK lo to TGO lo (Timer clocking) (note 10)

Load 1

150

SYNC hi to TGO hi

(Reset Trigger-Go XIO) (note 10)

Load 1

TCLK setup to SYNC lo (note 10)

TCLK hold after SYNC lo (note 10)

DTIMER setup to SYNC lo (note 10)

DTIMER hold after SYNC lo (note 10)

DTIMER setup to TGCLK hi (note 10)

DTIMER hold after TGCLK lo (note 10)

DTO setup to TCLK lo (note 10)

DTO hold after TCLK lo (note 10)

DTIMER lo to DMAE lo (note 10)

Load 1

DTIMER hi to DMAE normal operation (note 10) Load 1

TCLK lo to Normal operation after

bus timeout (note 10)

100

EXADE lo to ILLAD lo (note 10)

Load 1

EXADE hi to ILLAD hi (note 10)

Load 1

SYNC lo to DD hi (Internal to XIO) (note 3, 10)

Load 1

Bus fault timeout interval (note 3, 10)

TCLK

DD hi to AS lo (DMA) (note 3, 10)

Load 1

DS hi to Data valid (note 10)

Load 1 (DS),

Load 2 (Data)

Notes:

1. Unless otherwise noted, test conditions are as follows: OSC duty cycle = 50%, input rise and fall time < 5ns, timing measured

from 50% of VDD points.

2. t = 1 OSC period 0.5t implies a 50% OSC duty cycle; fractional t's may be adjusted to reflect actual OSC duty cycle

3. Data obtained by characterisation or analysis, is not routinely measured.

9. Output references SYNC, DMAK, and HLDAK drive into load 1.

10. Guaranteed by component LSI testing: not measured on microprocessor module.

Table 10: Timing Parameters (continued)

MAS281 Fiches technique(PDF) 43 Page - Dynex Semiconductor

MAS281 Fiches technique(HTML) 43 Page - Dynex Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Fiches technique Télécharger

Lien URL