AS5215 datasheet(8/27 Pages) AMSCO

8 / 27 page

www.austriamicrosystems.com/AS5215

Revision 1.11

7 - 26

AS5215

Datasheet - Electrical Character i s t ics

6.1 Timing Characteristics

Remark: The digital interface will be reset during the low phase of the CS signal.

SF=AP1_

1/AP2_1

Amplitude ratio mismatch at room

temperature

-2

Voffset1

DC Offset

Ratiometric to VDD

0.294

0.3

0.306

V / VDD

Voffset2

0.49

0.5

0.51

V / VDD

DCoffdrift

DC Offset Drift

-40 to 150ºC

-50

+50

µV/ºC

THD

Total Harmonic Distortion

0.2

Slew Rate

V/µs

CLOAD

Capacitive Load

1000

Table 7. Timing Characteristics

Symbol

Parameter

Condition

Min

Typ

Max

Unit

t1_3

Chip select to positive edge of DCLK

t2_3

Chip select to drive bus externally

Setup time command bit

Data valid to positive edge of DCLK

Hold time command bit

Data valid after positive edge of DCLK

Float time

Positive edge of DCLK for last command bit to bus float

DCLK/

2+0

Bus driving time

Positive edge of DCLK for last command bit to bus

drive

DCLK/

2+0

-ns

Data valid time

Positive edge of DCLK to bus valid

DCLK/

2+0

DCLK/

2+30

Hold time data bit

Data valid after positive edge of DCLK

DCLK/

2+0

-ns

t9_3

Hold time chip select

Positive edge DCLK to negative edge of chip select

DCLK/

2+0

-ns

t10_3

Bus floating time

Negative edge of chip select to float bus

-30

t11

Setup time data bit at write access

Data valid to positive edge of DCLK

t12

Hold time data bit at write access

Data valid after positive edge of DCLK

t13_3

Bus floating time

Negative edge of chip select to float bus

-30

Table 6. Electrical System Specifications

Symbol

Parameter

Condition

Min

Typ

Max

Unit

AS5215 Fiches technique(PDF) 8 Page - ams AG

AS5215 Fiches technique(HTML) 8 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Fiches technique Télécharger

Lien URL