Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TC2014 Fiches technique(PDF) 9 Page - Microchip Technology

No de pièce TC2014
Description  50 mA, 100 mA, 150 mA CMOS LDOs with
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MICROCHIP [Microchip Technology]
Site Internet  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

TC2014 Fiches technique(HTML) 9 Page - Microchip Technology

Back Button TC2014 Datasheet HTML 5Page - Microchip Technology TC2014 Datasheet HTML 6Page - Microchip Technology TC2014 Datasheet HTML 7Page - Microchip Technology TC2014 Datasheet HTML 8Page - Microchip Technology TC2014 Datasheet HTML 9Page - Microchip Technology TC2014 Datasheet HTML 10Page - Microchip Technology TC2014 Datasheet HTML 11Page - Microchip Technology TC2014 Datasheet HTML 12Page - Microchip Technology TC2014 Datasheet HTML 13Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
© 2006 Microchip Technology Inc.
DS21662E-page 9
TC2014/2015/2185
3.0
PIN DESCRIPTIONS
The descriptions of the pins are described in Table 3-1.
TABLE 3-1:
PIN FUNCTION TABLE
3.1
Unregulated Supply Input (VIN)
Connect the unregulated input supply to the VIN pin. If
there is a large distance between the input supply and
the LDO regulator, some input capacitance is neces-
sary for proper operation. A 1 µF capacitor, connected
from VIN to ground, is recommended for most
applications.
3.2
Ground Terminal (GND)
Connect the unregulated input supply ground return to
GND. Also connect one side of the 1 µF typical input
decoupling capacitor close to this pin and one side of
the output capacitor COUT to this pin.
3.3
Shutdown Control Input (SHDN)
The regulator is fully enabled when a logic-high is
applied to SHDN. The regulator enters shutdown when
a logic-low is applied to this input. During shutdown, the
output voltage falls to zero and the supply current is
reduced to 0.5 µA (max).
3.4
Reference Bypass Input (Bypass)
Connecting a low-value ceramic capacitor to Bypass
will further reduce output voltage noise and improve the
Power Supply Ripple Rejection (PSRR) performance
of the LDO. Typical values from 470 pF to 0.01 µF are
suggested. While smaller and larger values can be
used, these affect the speed at which the LDO output
voltage rises when input power is applied. The larger
the bypass capacitor, the slower the output voltage will
rise.
3.5
Regulated Voltage Output (VOUT)
Connect the output load to VOUT of the LDO. Also con-
nect one side of the LDO output de-coupling capacitor
as close as possible to the VOUT pin.
Pin No.
Symbol
Description
1VIN
Unregulated supply input
2
GND
Ground terminal
3
SHDN
Shutdown control input
4
Bypass
Reference bypass input
5VOUT
Regulated voltage output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com