| Moteur de recherche de fiches techniques de composants électroniques |
|
INA226AIDGST Fiches technique(PDF) 25 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
INA226AIDGST Fiches technique(HTML) 25 Page - Texas Instruments |
|
25 / 33 page ![]() Frame 1 SMBus ALERT Response Address Byte Frame 2 Slave Address Byte (1) Start By Master ACK By INA226 From INA226 NACK By Master Stop By Master 1 9 1 9 SDA SCL ALERT 0 0 0 1 1 0 0 R/W 1 0 0 A3 A2 A1 A0 0 Frame 1 Two-Wire Slave Address Byte (1) Frame 2 Register Pointer Byte 1 Start By Master ACK By INA226 ACK By INA226 1 9 1 9 SDA SCL 0 0 A3 A2 A1 A0 R/W P7 P6 P5 P4 P3 P2 P1 P0 Stop ¼ INA226 www.ti.com SBOS547 – JUNE 2011 Figure 26 shows the timing diagram for the SMBus Alert response operation. Figure 27 illustrates a typical register pointer configuration. (1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 7. Figure 26. Timing Diagram for SMBus ALERT (1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 7. Figure 27. Typical Register Pointer Set Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 25 Product Folder Link(s): INA226 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |