PIC16F1507T-ESOSQTP datasheet(72/266 Pages) MICROCHIP

72 / 266 page

 2011 Microchip Technology Inc.

Preliminary

DS41586A-page 72

PIC16(L)F1507

7.6.7

PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as

shown in Register 7-7.

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the Global

Enable bit, GIE, of the INTCON register.

User

software

should

ensure

the

appropriate interrupt flag bits are clear prior

to enabling an interrupt.

PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

U-0

R/W-0/0

—

CLC2IF

CLC1IF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7-2

Unimplemented:

Read as ‘0’

bit 1

CLC2IF:

Configurable Logic Block 2 Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 0

CLC1IF:

Configurable Logic Block 1 Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

PIC16F1507T-ESOSQTP Fiches technique(PDF) 72 Page - Microchip Technology

PIC16F1507T-ESOSQTP Fiches technique(HTML) 72 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL