P89LPC970FDH datasheet(39/67 Pages) NXP

39 / 67 page

P89LPC97X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 8 June 2010

39 of 66

NXP Semiconductors

P89LPC970/971/972

8-bit microcontroller with accelerated two-clock 80C51 core

7.25.1 Selectable internal reference voltage

An internal reference voltage generator may be used to supply a default reference when a

single comparator input pin is used. The user may program one of eight different values

for the internal reference voltage using the Comparator Reference register (CMPREF).

Each of the two comparators may use a different reference voltage.

7.25.2 Comparator interrupt

Each comparator has an interrupt flag contained in its configuration register. This flag is

set whenever the comparator output changes state. The flag may be polled by software or

may be used to generate an interrupt. The two comparators use one common interrupt

vector. If both comparators enable interrupts, after entering the interrupt service routine,

the user needs to read the flags to determine which comparator caused the interrupt.

7.25.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is

activated, but both comparators are disabled automatically in Total Power-down mode.

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the

comparator output state will generate an interrupt and wake-up the processor. If the

comparator output to a pin is enabled, the pin should be configured in the push-pull mode

in order to obtain fast switching times while in Power-down mode. The reason is that with

the oscillator stopped, the temporary strong pull-up that normally occurs during switching

on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal

operating mode. This fact should be taken into account when system power consumption

is an issue. To minimize power consumption, the user can disable the comparators via

PCONA.5, or put the device in Total Power-down mode.

(1) See Section 7.25.1 for more details.

Fig 14. Comparator input and output connections

comparator 1

CP1

CN1

(P0.4) CIN1A

(P0.3) CIN1B

(P0.5) CMPREF

Vref(cmp)(1)

OE1

change detect

CO1

CMF1

interrupt

002aac346

CMP1 (P0.6)

change detect

CMF2

comparator 2

OE2

CO2

CMP2 (P0.0)

CP2

CN2

(P0.2) CIN2A

(P0.1) CIN2B

P89LPC970FDH Fiches technique(PDF) 39 Page - NXP Semiconductors

P89LPC970FDH Fiches technique(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Fiches technique Télécharger

Lien URL