MPC8323E datasheet(16/82 Pages) FREESCALE

No de pièce	MPC8323E

Description	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	82 Pages

Scroll/Zoom	100%

Fabricant	FREESCALE [Freescale Semiconductor, Inc]

Site Internet	http://www.freescale.com

Logo

16 / 82 page

MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4

Freescale Semiconductor

DDR1 and DDR2 SDRAM

Figure 4 shows the input timing diagram for the DDR controller.

Figure 4. DDR Input Timing Diagram

6.2.2

DDR1 and DDR2 SDRAM Output AC Timing Specifications

Table 19 provides the output AC timing specifications for the DDR1 and DDR2 SDRAM interfaces.

Table 19. DDR1 and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with D

n_GVDD of (1.8 or 2.5 V) ± 5%.

Parameter

Symbol1

Min

Max

Unit

Notes

MCK cycle time, (MCK/MCK crossing)

tMCK

7.5

ADDR/CMD output setup with respect to MCK

tDDKHAS

266 MHz

200 MHz

2.5

3.5

—

ADDR/CMD output hold with respect to MCK

tDDKHAX

266 MHz

200 MHz

2.5

3.5

—

MCS output setup with respect to MCK

tDDKHCS

266 MHz

200 MHz

2.5

3.5

—

MCS output hold with respect to MCK

tDDKHCX

266 MHz

200 MHz

2.5

3.5

—

MCK to MDQS Skew

tDDKHMH

–0.6

0.6

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8323E Fiches technique(PDF) 16 Page - Freescale Semiconductor, Inc

MPC8323E Fiches technique(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Fiches technique Télécharger

Lien URL