AD6620SSLASHPCB datasheet(8/44 Pages) AD

8 / 44 page

AD6620

–8–

REV. A

SERIAL PORT: BUS MASTER

RESET with PAR/SER = “0” establishes Serial Port active.

SBM = “1” puts AD6620 in Serial Bus Master mode SCLK is

output; SDFS is output.

tSCLKD

tSCLKL

tSCLKH

CLK

SCLK

tSCLK

Figure 9. SCLK Switching Characteristics

tSSI

tHSI

DATA

SDI

SCLK

Figure 10. Serial Input Data Timing Requirements

SCLK

tDSF

tDSE

tSDFEH

tSDFSH

SDFS

SDFE

Figure 11. Serial Frame Switching Characteristics

tDSO

I15

I14

I13

SCLK

SDO

Figure 12. Serial Output Data Switching Characteristics

SERIAL PORT: CASCADE MODE

RESET with PAR/SER = “0” establishes Serial Port active.

SBM = “0” puts AD6620 in Serial Port Cascade mode, SCLK

is input; SDFS is input.

tSCLK

tSCLKH

tSCLKL

SCLK

Figure 13. SCLK Timing Requirements

tSSI

tHSI

SCLK

SDI

DATA

Figure 14. Serial Input Data Timing Requirements

tHSRF

I15

I14

SCLK

SDO

tHSF

SDFS

tSSF

Figure 15. SDO/SDFS Timing Requirements

tDSO

I15

I14

SCLK

SDO

tDSE

tSDFEH

SDFE

Figure 16. SDO, SDFE Switching Characteristics

AD6620S/PCB Fiches technique(PDF) 8 Page - Analog Devices

AD6620S/PCB Fiches technique(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Fiches technique Télécharger

Lien URL