Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ADuCM361BCPZ128-R7 Fiches technique(PDF) 16 Page - Analog Devices

No de pièce ADuCM361BCPZ128-R7
Description  Low Power, Precision Analog Microcontroller with Dual Sigma-Delta ADCs, ARM Cortex-M3
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADuCM361BCPZ128-R7 Fiches technique(HTML) 16 Page - Analog Devices

Back Button ADuCM361BCPZ128-R7 Datasheet HTML 12Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 13Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 14Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 15Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 16Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 17Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 18Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 19Page - Analog Devices ADuCM361BCPZ128-R7 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
ADuCM360/ADuCM361
Data Sheet
Rev. B | Page 16 of 24
Table 13. SPI Slave Mode Timing
Parameter
Description
Min
Typ
Max
Unit
t
CS
CS to SCLK edge
62.5
ns
tSL
SCLK low pulse width1
(SPIDIV + 1) × tUCLK
ns
tSH
SCLK high pulse width1
62.5
(SPIDIV + 1) × tUCLK
ns
tDAV
Data output valid after SCLK edge
49.1
ns
tDSU
Data input setup time before SCLK edge
20.2
ns
tDHD
Data input hold time after SCLK edge
10.1
ns
tDF
Data output fall time
12
35.5
ns
tDR
Data output rise time
12
35.5
ns
tSR
SCLK rise time
12
35.5
ns
tSF
SCLK fall time
12
35.5
ns
tDOCS
Data output valid after CS edge
25
ns
tSFS
CS high after SCLK edge
0
ns
1 tUCLK = 62.5 ns. It corresponds to the internal 16 MHz clock before the clock divider.
SCLK
(POLARITY = 0)
CS
SCLK
(POLARITY = 1)
tSH
tSL
tSR
tSF
tSFS
MISO
MSB
BIT 6 TO BIT 1
LSB
MOSI
MSB IN
BIT 6 TO BIT 1
LSB IN
tDHD
tDSU
tDAV
tDR
tDF
tCS
Figure 6. SPI Slave Mode Timing (Phase Mode = 1)
SCLK
(POLARITY = 0)
CS
SCLK
(POLARITY = 1)
tSH
tSL
tSR
tSF
tSFS
MISO
MSB
BIT 6 TO BIT 1
LSB
MOSI
MSB IN
BIT 6 TO BIT 1
LSB IN
tDHD
tDSU
tDAV
tDR
tDF
tDOCS
tCS
Figure 7. SPI Slave Mode Timing (Phase Mode = 0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com