PCF8563TSLASHF4 datasheet(32/50 Pages) NXP

32 / 50 page

PCF8563

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 10 — 3 April 2012

32 of 50

NXP Semiconductors

PCF8563

Real-time clock/calendar

[1]

For reliable oscillator start-up at power-up: VDD(min)power-up =VDD(min) +0.3 V.

[2]

Timer source clock = 1⁄60 Hz, level of pins SCL and SDA is VDD or VSS.

[3]

Tested on sample basis.

Outputs

IOL

LOW-level

output current

output sink current;

VOL =0.4 V; VDD =5V

on pin SDA

on pin INT

on pin CLKOUT

ILO

output leakage

current

VO =VDD or VSS

10

A

Voltage detector

Vlow

low voltage

Tamb =25 C; sets bit VL; see Figure 7

-0.9

1.0

Table 29.

Static characteristics …continued

VDD = 1.8 V to 5.5 V; VSS =0V; Tamb = 40 C to +85 C; fosc = 32.768 kHz; quartz Rs =40 k; CL = 8 pF; unless otherwise

specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Tamb =25 C; Timer = 1 minute.

Fig 24. Supply current IDD as a function of supply

voltage VDD; CLKOUT disabled

Fig 25. Supply current IDD as a function of supply

voltage VDD; CLKOUT = 32 kHz

mgr888

VDD (V)

0.4

0.2

0.8

0.6

IDD

(

μA)

mgr889

VDD (V)

0.4

0.2

0.8

0.6

IDD

(

μA)

PCF8563T/F4 Fiches technique(PDF) 32 Page - NXP Semiconductors

PCF8563T/F4 Fiches technique(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Fiches technique Télécharger

Lien URL