PCF8563PSLASHF4 datasheet(28/50 Pages) NXP

28 / 50 page

PCF8563

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 10 — 3 April 2012

28 of 50

NXP Semiconductors

PCF8563

Real-time clock/calendar

9.6 Interface watchdog timer

During read/write operations, the time counting circuits are frozen. To prevent a situation

where the accessing device becomes locked and does not clear the interface, the

PCF8563 has a built in watchdog timer. Should the interface be active for more than 1 s

from the time a valid slave address is transmitted, then the PCF8563 will automatically

clear the interface and allow the time counting circuits to continue counting. The watchdog

will trigger between 1 s and 2 s after receiving a valid slave address. Each time the

watchdog period is exceeded, 1 s will be lost from the time counters.

The watchdog is implemented to prevent the excessive loss of time due to interface

access failure e.g. if main power is removed from a battery backed-up system during an

interface access.

a. Correct data transfer: read or write

b. Incorrect data transfer; read or write

Fig 22. Interface watchdog timer

013aaa420

SLAVE ADDRESS

running

time

counters

WD timer

data

WD timer tracking

time counters frozen

running

DATA

t < 1 s

DATA

STOP

START

013aaa421

SLAVE ADDRESS

running

time

counters

WD timer

data

WD timer tracking

time counters frozen

running

DATA

1 s < t < 2 s

DATA

START

data transfer fail

WD trips

PCF8563P/F4 Fiches technique(PDF) 28 Page - NXP Semiconductors

PCF8563P/F4 Fiches technique(HTML) 28 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Fiches technique Télécharger

Lien URL