| Moteur de recherche de fiches techniques de composants électroniques |
|
AD9735BBC Fiches technique(PDF) 43 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9735BBC Fiches technique(HTML) 43 Page - Analog Devices |
|
43 / 72 page ![]() AD9734/AD9735/AD9736 Rev. A | Page 43 of 72 D INTERNAL DELAY DACCLK DATACLK_OUT DATACLK_IN DATA_IN A A B B 01 2 3 456 701 234 5 670 4 567 0 12 34 1 2 34 5 670 C C D D E E F F G G H H I I J J K K L L M A B C D E F G H IJ K L M M N N I A O O Q P P QR DSS1 DSS2 D2 WRITE_PTR1 SAFE ZONE DATA 'A' CAN BE SAFELY READ FROM THE FIFO IN THE SAFE ZONE. IN THE ERROR ZONE, THE POINTERS MAY BRIEFLY OVERLAP DUE TO CLOCK JITTER OR NOISE. FIFOSTAT IS SET EQUAL TO THE WRITE POINTER EACH TIME THE READ POINTER CHANGES FROM 7 TO 0. ERROR ZONE M0 M1 B C E F G 4 4 4 H J M2 M3 M4 M5 M6 M7 READ_PTR1 FIFOSTAT DAC_DATA D1 EXTERNAL DELAY SAMPLE_HOLD SAMPLE_SETUP SAMPLE_DELAY Figure 83. Sync Logic Timing Diagram |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |