ADMC326YN datasheet(4/31 Pages) AD

4 / 31 page

ADMC326

–4–

REV. A

TIMING PARAMETERS

Parameter

Min

Max

Unit

Clock Signals

Signal tCK is defined as 0.5 tCKIN. The ADMC326 uses an input clock with a

frequency equal to half the instruction rate; a 10 MHz input clock (which is

equivalent to 100 ns) yields a 50 ns processor cycle (equivalent to 20 MHz). When

tCK values are within the range of 0.5 tCKIN period, they should be substituted for

all relevant timing parameters to obtain specification value.

Example: tCKH = 0.5 tCK – 10 ns = 0.5 (50 ns) – 10 ns = 15 ns.

Timing Requirements:

tCKIN

CLKIN Period

100

150

tCKIL

CLKIN Width Low

tCKIH

CLKIN Width High

Switching Characteristics:

tCKL

CLKOUT Width Low

0.5 tCK – 10

tCKH

CLKOUT Width High

0.5 tCK – 10

tCKOH

CLKIN High to CLKOUT High

Control Signals

Timing Requirement:

tRSP

RESET Width Low

5 tCK

PWM Shutdown Signals

Timing Requirement:

tPWMTPW

PWMTRIP Width Low

tCK

NOTES

1Applies after power-up sequence is complete.

Specifications subject to change without notice.

CLKIN

CLKOUT

tCKL

tCKIL

tCKH

tCKIH

tCKIN

tCKOH

Figure 1. Clock Signals

ADMC326YN Fiches technique(PDF) 4 Page - Analog Devices

ADMC326YN Fiches technique(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Fiches technique Télécharger

Lien URL