Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

AD6620AS Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD6620AS
Description  65 MSPS Digital Receive Signal Processor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD6620AS Fiches technique(HTML) 6 Page - Analog Devices

Back Button AD6620AS Datasheet HTML 2Page - Analog Devices AD6620AS Datasheet HTML 3Page - Analog Devices AD6620AS Datasheet HTML 4Page - Analog Devices AD6620AS Datasheet HTML 5Page - Analog Devices AD6620AS Datasheet HTML 6Page - Analog Devices AD6620AS Datasheet HTML 7Page - Analog Devices AD6620AS Datasheet HTML 8Page - Analog Devices AD6620AS Datasheet HTML 9Page - Analog Devices AD6620AS Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 43 page
background image
AD6620
–6–
REV. 0
TIMING CHARACTERISTICS (C
LOAD = 40 pF All Outputs)
Test
AD6620AS
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Units
MICROPROCESSOR PORT, MODE = 0
MODE 0 Input Timing Requirements:
tSC
Control
1 to CLK Setup Time
Full
IV
3.0
ns
tHC
Control1 to CLK Hold Time
Full
IV
5.0
ns
tHA
Address
2 to CLK Hold Time
Full
IV
3.0
ns
tZR
CS to Data Enabled Time
Full
IV
5.0
ns
tZD
CS to Data Disabled Time
Full
IV
5.0
ns
tSAM
CS to Address/Data Setup Time
Full
IV
0.0
ns
MODE 0 Read Switching Characteristics:
tDD
CLK to Data Valid Time
Full
I
10.0
15.0
30.0
ns
tRDY
RD to RDY Time
Full
IV
4.0
19.5
ns
MODE 0 Write Timing Requirements:
tSC
Control
1 to CLK Setup Time
Full
IV
3.0
ns
tHC
Control
1 to CLK Hold Time
Full
IV
5.0
ns
tHM
Micro Data
3 to CLK Hold Time
Full
IV
3.0
ns
tHA
Address
2 to CLK Hold Time
Full
IV
3.0
ns
tSAM
Address/Data Setup Time to
CS
Full
IV
0.0
ns
MODE 0 Write Switching Characteristics:
tRDY
RD to RDY Time
Full
IV
4.0
19.5
ns
MICROPROCESSOR PORT, MODE = 1
MODE1 Input Timing Requirements:
tSC
Control
1 to CLK Setup Time
Full
IV
3.0
ns
tHC
Control
1 to CLK Hold Time
Full
IV
5.0
ns
tHA
Address2 to CLK Hold Time
Full
IV
3.0
ns
tZR
CS to Data Enabled Time
Full
IV
5.0
ns
tZD
CS to Data Disabled Time
Full
IV
5.0
ns
tSAM
Address/Data Setup Time to
CS
Full
IV
0.0
ns
MODE1 Read Switching Characteristics:
tDD
CLK to Data Valid Time
Full
I
10.0
30.0
ns
tDTACK
CLK to DTACK Time
Full
V
5.5
15.5
ns
MODE1 Write Timing Requirements:
tSC
Control
1 to CLK Setup Time
Full
IV
0.0
ns
tHC
Control
1 to CLK Hold Time
Full
IV
5.0
ns
tHM
Micro Data
3 to CLK Hold Time
Full
IV
6.5
ns
tHA
Address
2 to CLK Hold Time
Full
IV
3.0
ns
tSAM
Address/Data Setup Time to
CS
Full
IV
0.0
ns
MODE1 Write Switching Characteristics:
tDTACK
CLK to DTACK Time
Full
V
5.5
15.5
ns
NOTES
1Specification pertains to: R/W (
WR), DS (RD), CS.
2Specification pertains to: A[2:0].
3Specification pertains to: D[7:0].
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com