Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ATS642LSH Fiches technique(PDF) 2 Page - Allegro MicroSystems

No de pièce ATS642LSH
Description  The ATS642LSH is an optimized Hall effect sensing integrated circuit and magnet combination that provides a user-friendly solution for true zero-speed digital gear-tooth sensing in two-wire applications.
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ALLEGRO [Allegro MicroSystems]
Site Internet  http://www.allegromicro.com
Logo ALLEGRO - Allegro MicroSystems

ATS642LSH Fiches technique(HTML) 2 Page - Allegro MicroSystems

  ATS642LSH_09 Datasheet HTML 1Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 2Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 3Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 4Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 5Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 6Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 7Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 8Page - Allegro MicroSystems ATS642LSH_09 Datasheet HTML 9Page - Allegro MicroSystems Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Two-Wire True Zero Speed Miniature Differential
Peak-Detecting Gear Tooth Sensor with Continuous Calibration
ATS642LSH
2
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Absolute Maximum Ratings
Characteristic
Symbol
Notes
Rating
Unit
Supply Voltage
VCC
28
V
Reverse_Supply Voltage
VRCC
–18
V
Operating Ambient Temperature
TA
Range L
–40 to 150
ºC
Maximum Junction Temperature
TJ(max)
165
ºC
Storage Temperature
Tstg
–65 to 170
ºC
Selection Guide
Part Number
ICC Typical
Packing*
ATS642LSHTN-I1-T
6.0 Low to 14.0 High mA
Tape and reel, 13-inch reel 800 pieces/reel
ATS642LSHTN-I2-T
7.0 Low to 14.0 High mA
*Contact Allegro® for additional packing options
ing speed and duty cycle information in ABS (antilock braking
systems). The 1.5 mm Hall element spacing is optimized for fine
pitch gear-tooth-based configurations. The package is lead (Pb)
free, with 100% matte tin leadframe plating.
Description (continued)
Pin-out Diagram
Terminal List
Number
Name
Function
1
VCC
Connects power supply to chip
2
NC
No connection
3
Test pin
Float or tie to GND
4
GND
Ground terminal
24
3
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com