Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ACE24C02B Fiches technique(PDF) 7 Page - ACE Technology Co., LTD.

No de pièce ACE24C02B
Description  Two-wire Serial EEPROM
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ACE [ACE Technology Co., LTD.]
Site Internet  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE24C02B Fiches technique(HTML) 7 Page - ACE Technology Co., LTD.

Back Button ACE24C02B Datasheet HTML 3Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 4Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 5Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 6Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 7Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 8Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 9Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 10Page - ACE Technology Co., LTD. ACE24C02B Datasheet HTML 11Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
ACE24C02/04/08/16B
Two-wire Serial EEPROM
VER 1.3
7
Device Operation
Clock and Data Transitions:
The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only
during SCL low time periods (see to Figure 1). Data changes during SCL high periods will indicate a
start or stop condition as defined below.
Start Condition:
A high-to-low transition of SDA with SCL high is a start condition which must precede any other
command (see to Figure 2).
Stop Condition:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command
will place the EEPROM in a standby power mode (see to Figure 2).
Acknowledge:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero to acknowledge that it has received each word. The happens during the ninth
clock cycle.
Standby Mode :
The ACE24C02/04/08/16B features a low-power standby mode which is enabled: (a) upon power-up
and (b) after the receipt of the stop bit and the completion of any internal operations.
Memory Reset :
After an interruption in protocol power loss or system reset, any two-wire part can be protocol reset by following
these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high and then.
3. Create a start condition.
Bus Timing
Figure 1.Data Validity



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com