TLK3114SCZPV datasheet(39/68 Pages) TI1

39 / 68 page

3−21

MDC

MDIO

DA4

DA0

A15

32 “1”s

Preamble

Start

Address Code

PHY Address

Turn Around

Dev Address

Reg

Address

Idle

Figure 3−21. Management Interface Extended Space Address Timing

MDC

MDIO

DA4

DA0

D15

32 “1”s

Preamble

Start

Write Code

PHY Address

Turn Around

Dev Address

Data

Idle

Figure 3−22. Management Interface Extended Space Write Timing

MDC

MDIO

DA4

DA0

Hi-Z

D15

32 “1”s

Preamble

Start

Read Code

PHY Address

Turn Around

Dev Address

Data

Idle

Figure 3−23. Management Interface Extended Space Read Timing

MDC

MDIO

DA4

DA0

Hi-Z

D15

32 “1”s

Preamble

Start

Read and Inc Code

PHY Address

Turn Around

Dev Address

Data

Idle

Figure 3−24. Management Interface Extended Space Read and Increment Timing

The IEEE 802.3 Clause 22 and Clause 45 specifications define many of the registers, and additional registers have

been implemented for expanded functionality. The IEEE-defined registers and the expanded functionality registers

are outlined in Table 3−12.

TLK3114SCZPV Fiches technique(PDF) 39 Page - Texas Instruments

TLK3114SCZPV Fiches technique(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Fiches technique Télécharger

Lien URL