SP9600JS datasheet(5/9 Pages) SIPEX

5 / 9 page

SP9600DS/04

SP9600 12-Bit, Low Power Voltage Output D/A Converter

VOUT

VREF

DAC

SHIFT

DIN

–

DIN

VREF

VOUT

VDAC

VOUT

VDAC

DIN

WHERE…

4096

x (VREF - AGND) + AGND

()

LATCH

AGND

DAC

Figure 1. Detailed Block Diagram

USING THE SP9600

External Reference

The R-2R DAC input resistance is code depen-

dent and is minimum (11k

Ω) at code 1365 and

2731. And, it is nearly infinite at code 0. Because

of the code-dependent nature of the reference

inputs, a high quality, low output impedance

amplifier should be used to drive the V

REF and

AGND inputs.

Serial Clock and Update Rate

The SP9600 maximum serial clock rate (SCLK)

is given by 1/(t

CH+tCL) which is approximately

12.5 MHz. The digital word update rate is limited

by the chip select period, which is 12 X SCLK

Figure 2. Transfer Function

periods plus the CS high pulse width t

CSW. This

is equal to a 1

µs or 1 MHz update rate. However,

the DAC settling time to 12–Bits is 20

µs, which

for full scale output transitions would limit the

update rate to 50 kHz.

Logic Interface

The SP9600 is designed to be compatible with

TTL and CMOS logic levels. However, driving

the digital inputs with TTL level signals will

increase the power consumption of the part by

300

µA. In order to achieve the lowest power

consumption use rail-to-rail CMOS levels to

drive the digital inputs.

+0.5 lsb

DNLE

-0.5 lsb

+0.5 lsb

INLE

-0.5 lsb

CODE

4095

DNLE, INLE Plots

SP9600JS Fiches technique(PDF) 5 Page - Sipex Corporation

SP9600JS Fiches technique(HTML) 5 Page - Sipex Corporation

Html Pages

1 2 3 4 5 6 7 8 9

Fiches technique Télécharger

Lien URL