Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CBTL04DP211 Fiches technique(PDF) 9 Page - NXP Semiconductors

No de pièce CBTL04DP211
Description  DisplayPort 2 : 1 multiplexer
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

CBTL04DP211 Fiches technique(HTML) 9 Page - NXP Semiconductors

Back Button CBTL04DP211 Datasheet HTML 5Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 6Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 7Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 8Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 9Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 10Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 11Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 12Page - NXP Semiconductors CBTL04DP211 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 17 page
background image
CBTL04DP211
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 1 — 30 March 2011
9 of 17
NXP Semiconductors
CBTL04DP211
DisplayPort 2 : 1 multiplexer
11.3 AUX ports
[1]
Time from AUX input changing state to AUX output changing state. Includes AUX rise/fall time.
11.4 HPD_IN input, HPD_x outputs
[1]
Time from HPD_IN changing state to HPD_x changing state. Includes HPD rise/fall time.
11.5 GPU_SEL and AUX_SEL inputs
Table 11.
AUX port characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VI
input voltage
0.3
-
VDD +0.3
V
VO
output voltage
50
 load
-
-
VDD +0.3
V
Vbias
bias voltage
AUX
0
-
VDD
V
Ron
ON-state resistance
Vbias  2.0 V
-
15
-
2.0 V < Vbias <VDD
-30
-
VID
differential input voltage
peak-to-peak
-
-
+1.4
V
tPD
propagation delay
from AUXn port to AUX port or
vice versa
[1] -
100
-
ps
Table 12.
HPD input and output characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VI
input voltage
0.3
-
VDD +0.3
V
VO
output voltage
-
-
VDD +0.3
V
tPD
propagation delay
from HPD_IN to HPD_x or vice versa
[1] -100
-
ps
Table 13.
GPU_SEL and AUX_SEL input characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIH
HIGH-level input voltage
2.0
-
-
V
VIL
LOW-level input voltage
-
-
0.8
V
ILI
input leakage current
VDD =3.6 V; 0.3V  VI  3.9 V
-
-
10
A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com