| Moteur de recherche de fiches techniques de composants électroniques |
|
ICS9DB803DFILFT Fiches technique(PDF) 6 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS9DB803DFILFT Fiches technique(HTML) 6 Page - Integrated Device Technology |
|
6 / 21 page ![]() IDTTM/ICSTM Eight Output Differential Buffer for PCIe Gen 2 ICS9DB803DI REV A 06/18/08 ICS9DB803DI Eight Output Differential Buffer for PCIe for Gen 2 6 Pin Description for OE_INV = 1 PIN # PIN NAME PIN TYPE DESCRIPTION 25 GND PWR Ground pin. 26 PD IN Asynchronous active high input pin used to power down the device. The internal clocks are disabled and the VCO is stopped. 27 DIF_STOP IN Active High input to stop differential output clocks. 28 HIGH_BW# PWR 3.3V input for selecting PLL Band Width 0 = High, 1= Low 29 DIF_4# OUT 0.7V differential complement clock output 30 DIF_4 OUT 0.7V differential true clock output 31 VDD PWR Power supply, nominal 3.3V 32 GND PWR Ground pin. 33 DIF_5# OUT 0.7V differential complement clock output 34 DIF_5 OUT 0.7V differential true clock output 35 OE5# IN Active low input for enabling DIF pair 5. 1 = tri-state outputs, 0 = enable outputs 36 OE6# IN Active low input for enabling DIF pair 6. 1 = tri-state outputs, 0 = enable outputs 37 DIF_6# OUT 0.7V differential complement clock output 38 DIF_6 OUT 0.7V differential true clock output 39 VDD PWR Power supply, nominal 3.3V 40 OE_INV IN This latched input selects the polarity of the OE pins. 0 = OE pins active high, 1 = OE pins active low (OE#) 41 DIF_7# OUT 0.7V differential complement clock output 42 DIF_7 OUT 0.7V differential true clock output 43 OE4# IN Active low input for enabling DIF pair 4 1 = tri-state outputs, 0 = enable outputs 44 OE7# IN Active low input for enabling DIF pair 7. 1 = tri-state outputs, 0 = enable outputs 45 LOCK OUT 3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved. 46 IREF IN This pin establishes the reference current for the differential current- mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. 47 GNDA PWR Ground pin for the PLL core. 48 VDDA PWR 3.3V power for the PLL core. |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |