 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
MSP430L092 Fiches technique(PDF) 19 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
MSP430L092 Fiches technique(HTML) 19 Page - Texas Instruments |
|
|
19 / 44 page  MSP430L092 MSP430C09x www.ti.com SLAS673 – SEPTEMBER 2010 Table 11. Peripherals (continued) BASE MODULE NAME REGISTER DESCRIPTION REGISTER OFFSET ADDRESS Port P2 interrupt Flag P2IFG 1Dh Port P2 interrupt enable P2IE 1Bh Port P2 interrupt edge select P2IES 19h Port P2 interrupt vector word P2IV 1Eh Port P2 selection 1 P2SEL1 0Dh Port P2 0200h Port P2 selection 0 P2SEL0 0Bh Port P2 pullup/pulldown enable P2REN 07h Port P2 direction P2DIR 05h Port P2 output P2OUT 03h Port P2 input P2IN 01h Port P1 interrupt Flag P1IFG 1Ch Port P1 interrupt enable P1IE 1Ah Port P1 interrupt edge select P1IES 18h Port P1 interrupt vector word P1IV 0Eh Port P1 selection 1 P1SEL1 0Ch Port P1 0200h Port P1 selection 0 P1SEL0 0Ah Port P1 pullup/pulldown enable P1REN 06h Port P1 direction P1DIR 04h Port P1 output P1OUT 02h Port P1 input P1IN 00h Analog pool interrupt vector register APIV 1Eh Analog pool interrupt enable register APIE 1Ch Analog pool interrupt flag register APIFG 1Ah Analog pool fractional value buffer APFRACTB 16h Analog pool fractional value register APFRACT 14h A-POOL Analog pool integer value buffer APINTB 01A0h 12h Analog pool integer value register APINT 10h Analog pool voltage divider register APVDIV 06h Analog pool operation mode register APOMR 04h Analog pool control register APCTL 02h Analog pool configuration register APCNF 00h Reset vector generator SYSRSTIV 1Eh System NMI vector generator SYSSNIV 1Ch User NMI vector generator SYSUNIV 1Ah Bus error vector generator SYSBERRIV 18h System Configuration register SYSCNF 10h CSYS JTAG mailbox output register #1 SYSJMBO1 0180h 0Eh JTAG mailbox output register #0 SYSJMBO0 0Ch JTAG mailbox input register #1 SYSJMBI1 0Ah JTAG mailbox input register #0 SYSJMBI0 08h JTAG mailbox control register SYSJMBC 06h System control register SYSCTL 00h Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 19 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
