Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

L6726ATR Fiches technique(PDF) 17 Page - STMicroelectronics

No de pièce L6726ATR
Description  Single phase PWM controller
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6726ATR Fiches technique(HTML) 17 Page - STMicroelectronics

Back Button L6726ATR Datasheet HTML 13Page - STMicroelectronics L6726ATR Datasheet HTML 14Page - STMicroelectronics L6726ATR Datasheet HTML 15Page - STMicroelectronics L6726ATR Datasheet HTML 16Page - STMicroelectronics L6726ATR Datasheet HTML 17Page - STMicroelectronics L6726ATR Datasheet HTML 18Page - STMicroelectronics L6726ATR Datasheet HTML 19Page - STMicroelectronics L6726ATR Datasheet HTML 20Page - STMicroelectronics L6726ATR Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 35 page
background image
L6726A
Application details
Doc ID 12754 Rev 4
17/35
Type II compensation relies on the zero introduced by the output capacitors bank to achieve
stability. Thus, a needed condition to successfully apply type II compensation is
(usually true when output capacitor is based on electrolytic, aluminium electrolytic or
tantalum capacitor).
To define compensation network components values, the below suggestions may be
followed:
a)
Set the output resistor divider in order to obtain the desired output voltage:
Usual values of RFB and ROS ranges from some hundreds of Ω to some kΩ
(consider trade-off between power dissipation on output resistor divider and offset
introduced by FB bias current).
If the desired output voltage is equal to internal reference, ROS has to be NC and
FB pin can be directly connected to VOUT.
b)
Set RF in order to obtain the desired closed loop regulator bandwidth according to
the approximated formula:
If VOUT = VREF, just consider (RFB+ROS)/ROS factor equal to 1.
c)
Place FZ below FLC (typically 0.2·FLC):
d)
Place FP at 0.5·FSW:
e)
Check that compensation network gain is lower than open loop transconductance
EA gain.
f)
Estimate phase margin obtained (it should be greater than 45°) and repeat,
modifying parameters, if necessary.
F
ESR
F
0dB
<
R
FB
R
OS
-----------
V
OUT
V
REF
--------------
1
=
R
F
F
0dB
F
ESR
F
LC
2
-------------------------------
ΔV
OSC
V
IN
-------------------
1
gm
--------
R
FB
R
OS
+
R
OS
----------------------------
⋅⋅
=
C
F
5
2
π R
F
F
LC
⋅⋅
---------------------------------
=
C
P
C
F
π R
F
C
F
F
SW
1
⋅⋅
----------------------------------------------------
1
π R
F
F
SW
⋅⋅
-------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com