Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

TLE42754D Fiches technique(PDF) 6 Page - Infineon Technologies AG

No de pièce TLE42754D
Description  Low Dropout Linear Fixed Voltage Regulator
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INFINEON [Infineon Technologies AG]
Site Internet  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE42754D Fiches technique(HTML) 6 Page - Infineon Technologies AG

Back Button TLE42754D Datasheet HTML 2Page - Infineon Technologies AG TLE42754D Datasheet HTML 3Page - Infineon Technologies AG TLE42754D Datasheet HTML 4Page - Infineon Technologies AG TLE42754D Datasheet HTML 5Page - Infineon Technologies AG TLE42754D Datasheet HTML 6Page - Infineon Technologies AG TLE42754D Datasheet HTML 7Page - Infineon Technologies AG TLE42754D Datasheet HTML 8Page - Infineon Technologies AG TLE42754D Datasheet HTML 9Page - Infineon Technologies AG TLE42754D Datasheet HTML 10Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
TLE42754
Pin Configuration
Data Sheet
6
Rev. 1.1, 2008-09-24
3.3
Pin Assignment TLE42754E (PG-SSOP-14 exposed pad)
Figure 3
Pin Configuration (top view)
3.4
Pin Definitions and Functions TLE42754E (PG-SSOP-14 exposed pad)
Pin
Symbol
Function
1,3,5,7
n.c.
not connected
leave open or connect to GND
2RO
Reset Output
open collector output; external pull-up resistor to a positive potential required;
leave open if the reset function is not needed
4GND
Ground
6D
Reset Delay Timing
connect a ceramic capacitor to GND for adjusting the reset delay time;
leave open if the reset function is not needed
8,10,11,12,
14
n.c.
not connected
leave open or connect to GND
9Q
Output
block to GND with a capacitor close to the IC terminals, respecting the values given
for its capacitance CQ and ESR in the table “Functional Range” on Page 8
13
I
Input
for compensating line influences, a capacitor to GND close to the IC terminals is
recommended
Pad
–
Exposed Pad
connect to heatsink area;
connect with GND on PCB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com