CYWUSB6953_10 datasheet(44/68 Pages) CYPRESS

No de pièce	CYWUSB6953

Description	Programmable Radio on Chip Low Power

PDF	68 Pages

Scroll/Zoom	100%

Fabricant	CYPRESS [Cypress Semiconductor]

Site Internet	http://www.cypress.com

Logo

44 / 68 page

CYRF69103

Document #: 001-07611 Rev *F

Page 44 of 68

19.4 Serial Peripheral Interface (SPI)

The SPI Master/Slave Interface core logic runs on the SPI clock domain. The SPI clock is a divider off of the CPUCLK when in Master

Mode. SPI is a four-pin serial interface comprised of a clock, an enable, and two data pins.

Figure 19-1. SPI Block Diagram

SPI State Machine

SS_N

Data (8 bit)

Load

Empty

Data (8 bit)

Load

Full

Sclk Output Enable

Slave Select Output Enable

Master IN, Slave Out OE

Master Out, Slave In, OE

Shift Buffer

Input Shift Buffer

Output Shift Buffer

SCK Clock Generation

SCK Clock Select

SCK Clock Phase/Polarity

Select

SCK Speed Sel

Master/Slave Sel

SCK Polarity

SCK Phase

Little Endian Sel

MISO/MOSI

Crossbar

GPIO Block

SS_N

LE_SEL

SCK

LE_SEL

SCK_OE

SS_N_OE

MISO_OE

MOSI_OE

SCK

SCK_OE

SS_N_OE

SCK

SS_N

Master/Slave Set

MISO

MOSI

MISO_OE

MOSI_OE

[+] Feedback

CYWUSB6953 Fiches technique(PDF) 44 Page - Cypress Semiconductor

CYWUSB6953 Fiches technique(HTML) 44 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Fiches technique Télécharger

Lien URL