MSC8156E datasheet(39/68 Pages) FREESCALE

No de pièce	MSC8156E

Description	Six-Core Digital Signal Processor with Security

PDF	68 Pages

Scroll/Zoom	100%

Fabricant	FREESCALE [Freescale Semiconductor, Inc]

Site Internet	http://www.freescale.com

Logo

39 / 68 page

Electrical Characteristics

MSC8156E Six-Core Digital Signal Processor with Security Data Sheet, Rev. 0

Freescale Semiconductor

Figure 12 shows the DDR SDRAM output timing diagram.

Figure 13 provides the AC test load for the DDR2 and DDR3 controller bus.

2.6.1.3

DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface.

Figure 14 shows the differential timing specification.

Note:

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as

MCK or MDQS).

Figure 12. DDR SDRAM Output Timing

Figure 13. DDR2 and DDR3 Controller Bus AC Test Load

Figure 14. DDR2 and DDR3 SDRAM Differential Timing Specifications

ADDR/CMD

tDDKHAS, tDDKHCS

tDDKHMH

tDDKLDS

tDDKHDS

MDQ[x]

MDQS[n]

MCK[n]

tMCK

tDDKLDX

tDDKHDX

tDDKHAX ,tDDKHCX

Write A0

NOOP

tDDKHME

tDDKHMP

Output

Z0 = 50 Ω

RL = 50 Ω

VDDDDR/2

VTR

VCP

GND

GVDD

VOX or VIX

GVDD/2

MSC8156E Fiches technique(PDF) 39 Page - Freescale Semiconductor, Inc

MSC8156E Fiches technique(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Fiches technique Télécharger

Lien URL