ADSP-21469KBZ-ENG2 datasheet(44/56 Pages) AD

No de pièce	ADSP-21469KBZ-ENG2

Description	SHARC Processor material that is subject to change without notice

PDF	56 Pages

Scroll/Zoom	100%

Fabricant	AD [Analog Devices]

Site Internet	http://www.analog.com

Logo

44 / 56 page

Rev. PrB

Page 44 of 56

November 2008

ADSP-21469/ADSP-21469W

Preliminary Technical Data

S/PDIF Receiver

The following section describes timing as it relates to the

S/PDIF receiver.

Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL

(digital PLL) generates the TBD × FS clock.

Table 41. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter

Min

Max

Unit

Switching Characteristics

tDFSI

LRCLK Delay After SCLK

TBD

tHOFSI

LRCLK Hold After SCLK

TBD

tDDTI

Transmit Data Delay After SCLK

TBD

tHDTI

Transmit Data Hold After SCLK

TBD

tSCLKIW

Transmit SCLK Width

TBD

1 SCLK frequency is TBD x FS where FS = the frequency of LRCLK.

Figure 33. S/PDIF Receiver Internal Digital PLL Mode Timing

DRIVE EDGE

SAMPLE EDGE

DAI_P20-1

(SCLK)

DAI_P20-1

(FS)

DAI_P20-1

(DATA CHANNEL A/B)

tSCLKIW

tDFSI

tDDTI

tHOFSI

tHDTI

ADSP-21469KBZ-ENG2 Fiches technique(PDF) 44 Page - Analog Devices

ADSP-21469KBZ-ENG2 Fiches technique(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Fiches technique Télécharger

Lien URL