AD9552PCBZ datasheet(8/32 Pages) AD

8 / 32 page

AD9552

Rev. C | Page 8 of 32

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

PIN 1

INDICATOR

RESET

VDD

LDO

NOTES

1. EXPOSED DIE PAD MUST BE

CONNECTED TO GND.

24 GND

23 OUT2

21 VDD

20 LOCKED

19 LDO

18 VDD

17 LDO

TOP VIEW

(Not to Scale)

AD9552

OUT2

Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.

Mnemonic

Type1

Description

29, 30, 31,

32, 1, 2

Y0, Y1, Y2, Y3, Y4,

Control Pins. These pins select preset values for the PLL feedback divider and the OUT1

dividers based on the input reference frequency selected via the A[0:2] pins and have

internal 100 kΩ pull-up resistors.

3, 4, 5

A0, A1, A2

Control Pins. These pins select the input reference frequency and have internal 100 kΩ pull-

up resistors.

RESET

Digital Input, Active High. Resets internal logic to default states. This pin has an internal

100 kΩ pull-up resistor, so the default state of the device is reset.

7, 18, 21, 28

VDD

Power Supply Connection: 3.3 V Analog Supply.

8, 17, 19

LDO

P/O

LDO Decoupling Pins. Connect a 0.47 μF decoupling capacitor from each of these pins to

ground.

9, 10

XTAL

Crystal Resonator Input. Connect a crystal resonator across these pins.

REF

Reference Clock Input. Connect this pin to an active clock input signal, or connect it to VDD

when using a crystal resonator across the XTAL pins.

Digital Input, Active Low, Chip Select.

SCLK

Serial Data Clock.

SDIO

I/O

Digital Serial Data Input/Output.

OUTSEL

Logic 0 selects LVDS and Logic 1 selects LVPECL-compatible levels for both OUT1 and OUT2

when the outputs are not under SPI port control. Can be overridden via the programming

registers. This pin has an internal 100 kΩ pull-up resistor.

FILTER

I/O

Loop Filter Node for the PLL. Connect an external 12 nF capacitor from this pin to Pin 17 (LDO).

LOCKED

Active High Locked Status Indicator for the PLL.

26, 22

OUT1, OUT2

Complementary Square Wave Clocking Outputs.

27, 23

OUT1, OUT2

Square Wave Clocking Outputs.

24, 25

GND

Analog Ground.

Exposed Die Pad

The exposed die pad must be connected to GND.

1 I = input, I/O = input/output, O = output, P = power, P/O = power/output.

AD9552PCBZ Fiches technique(PDF) 8 Page - Analog Devices

AD9552PCBZ Fiches technique(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Fiches technique Télécharger

Lien URL