Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SST26WF032 Fiches technique(PDF) 13 Page - Silicon Storage Technology, Inc

No de pièce SST26WF032
Description  1.8V Serial Quad I/O (SQI) Flash Memory
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  SST [Silicon Storage Technology, Inc]
Site Internet  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST26WF032 Fiches technique(HTML) 13 Page - Silicon Storage Technology, Inc

Back Button SST26WF032 Datasheet HTML 9Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 10Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 11Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 12Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 13Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 14Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 15Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 16Page - Silicon Storage Technology, Inc SST26WF032 Datasheet HTML 17Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
©2010 Silicon Storage Technology, Inc.
S71409-01-000
01/10
13
1.8V Serial Quad I/O (SQI) Flash Memory
SST26WF032
Advance Information
Reset-Enable (RSTEN) and Reset (RST)
The Reset operation is used as a system (software) reset that puts the device in normal operating
Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).
To reset the SST26WF032, the host drives CE# low, sends the Reset-Enable command (66H), and
drives CE# high. Next, the host drives CE# low again, sends the Reset command (99H), and drives
CE# high, see Figure 7.
The Reset operation requires the Reset-Enable command followed by the Reset command. Any com-
mand other than the Reset command after the Reset-Enable command will disable the Reset-Enable.
A successful command execution will reset the burst length to 8 Bytes and all the bits in the Status reg-
ister to their default states, except for bit 4 (WPLD) and bit 5 (SEC). A device reset during an active
Program or Erase operation aborts the operation, which can cause the data of the targeted address
range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery
from a Write operation requires more latency time than recovery from other operations.
Figure 7: Reset sequence
1409 F05.0
MODE 3
CLK
SIO(3:0)
CE#
MODE 3
C1
C3 C2
C0
MODE 0
MODE 3
MODE 0
MODE 0
TCPH
Note: C[1:0] = 66H; C[3:2] = 99H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com