PC312XDP512F0CFVR datasheet(947/1348 Pages) FREESCALE

947 / 1348 page

23.0.5.49 Port H Reduced Drive Register (RDRH)

Read: Anytime.

Write: Anytime.

This register configures the drive strength of each Port H output pin as either full or reduced. If the

port is used as input this bit is ignored.

23.0.5.50 Port H Pull Device Enable Register (PERH)

Read: Anytime.

Write: Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as

input. This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

Table 23-45. DDRH Field Descriptions

Field

Description

7–0

DDRH[7:0]

Data Direction Port H

0 Associated pin is conﬁgured as input.

1 Associated pin is conﬁgured as output.

Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read

on PTH or PTIH registers, when changing the DDRH register.

76543210

RDRH7

RDRH6

RDRH5

RDRH4

RDRH3

RDRH2

RDRH1

RDRH0

Reset

00000000

Figure 23-51. Port H Reduced Drive Register (RDRH)

Table 23-46. RDRH Field Descriptions

Field

Description

7–0

RDRH[7:0]

Reduced Drive Port H

0 Full drive strength at output.

1 Associated pin drives at about 1/6 of the full drive strength.

76543210

PERH7

PERH6

PERH5

PERH4

PERH3

PERH2

PERH1

PERH0

Reset

00000000

Figure 23-52. Port H Pull Device Enable Register (PERH)

PC312XDP512F0CFVR Fiches technique(PDF) 947 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Fiches technique(HTML) 947 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL