74LVC595A datasheet(13/19 Pages) NXP

13 / 19 page

74LVC595A_1

Product data sheet

Rev. 01 — 29 May 2007

13 of 19

NXP Semiconductors

74LVC595A

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Test data is given in Table 9. Deﬁnitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe capacitance.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.

VEXT = External voltage for measuring switching times.

Fig 13. Load circuitry for switching times

10 %

90 %

0 V

negative

pulse

positive

pulse

0 V

90 %

10 %

001aae331

VEXT

VCC

DUT

PULSE

GENERATOR

Table 9.

Test data

Supply voltage

Input

Load

VEXT

tr, tf

tPLH, tPHL

tPLZ, tPZL

tPHZ, tPZH

1.2 V

VCC

≤ 2 ns

30 pF

1 k

Ω

open

× VCC

GND

1.65 V to 1.95 V

VCC

≤ 2 ns

30 pF

1 k

Ω

open

× VCC

GND

2.3 V to 2.7 V

VCC

≤ 2 ns

30 pF

500

Ω

open

× VCC

GND

2.7 V

≤ 2.5 ns

50 pF

500

Ω

open

× VCC

GND

3.0 V to 3.6 V

2.7 V

≤ 2.5 ns

50 pF

500

Ω

open

× VCC

GND

74LVC595A Fiches technique(PDF) 13 Page - NXP Semiconductors

74LVC595A Fiches technique(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Fiches technique Télécharger

Lien URL