Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74LVC169 Fiches technique(PDF) 2 Page - NXP Semiconductors

No de pièce 74LVC169
Description  Presettable synchronous 4-bit up/down binary counter
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

74LVC169 Fiches technique(HTML) 2 Page - NXP Semiconductors

  74LVC169 Datasheet HTML 1Page - NXP Semiconductors 74LVC169 Datasheet HTML 2Page - NXP Semiconductors 74LVC169 Datasheet HTML 3Page - NXP Semiconductors 74LVC169 Datasheet HTML 4Page - NXP Semiconductors 74LVC169 Datasheet HTML 5Page - NXP Semiconductors 74LVC169 Datasheet HTML 6Page - NXP Semiconductors 74LVC169 Datasheet HTML 7Page - NXP Semiconductors 74LVC169 Datasheet HTML 8Page - NXP Semiconductors 74LVC169 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
74LVC169_5
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 8 June 2009
2 of 22
NXP Semiconductors
74LVC169
Presettable synchronous 4-bit up/down binary counter
In order for counting to occur, both pins CEP and CET must be LOW and pin PE must be
HIGH. The pin U/D input determines the direction of the counting. The terminal count
output pin TC output is normally HIGH and goes LOW, provided that pin CET is LOW,
when a counter reaches 15 in the count up mode.The pin TC output state is not a function
of the count-enable parallel (pin CEP) input level. Since pin TC signal is derived by
decoding the flip-flop states, there exists the possibility of decoding spikes on pin TC. For
this reason the use of pin TC as a clock signal is not recommended; see the following
logic equations:
2.
Features
I 5 V tolerant inputs for interfacing with 5 V logic
I Wide supply voltage range from 1.2 V to 3.6 V
I CMOS low power consumption
I Direct interface with TTL levels
I Up/down counting
I Two count enable inputs for n-bit cascading
I Built-in look-ahead carry capability
I Presettable for programmable operation
I Complies with JEDEC standard JESD8-B / JESD36
I ESD protection:
N HBM JESD22-A114D exceeds 2000 V
N CDM JESD22-C101C exceeds 1000 V
I Multiple package options
I Specified from −40 °Cto+85 °C and from −40 °C to +125 °C.
3.
Ordering information
count enable
CEP
CET
PE
=
count up: TC
Q3
Q2
Q1
Q0
CET
U D
=
count down: TC
Q3
Q2
Q1
Q0
CET
U D
=
Table 1.
Ordering information
Type number
Temperature range
Package
Name
Description
Version
74LVC169D
−40 °C to +125 °C
SO16
plastic small outline package; 16 leads;
body width 3.9 mm
SOT109-1
74LVC169DB
−40 °C to +125 °C
SSOP16
plastic shrink small outline package; 16 leads;
body width 5.3 mm
SOT338-1
74LVC169PW
−40 °C to +125 °C
TSSOP16
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
SOT403-1
74LVC169BQ
−40 °C to +125 °C
DHVQFN16 plastic dual in-line compatible thermal enhanced very thin
quad flat package; no leads; 16 terminals;
body 2.5
× 3.5 × 0.85 mm
SOT763-1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com