74LVC1G86 datasheet(6/14 Pages) NXP

6 / 14 page

74LVC1G86_6

Product data sheet

Rev. 06 — 18 July 2007

6 of 14

NXP Semiconductors

74LVC1G86

2-input EXCLUSIVE-OR gate

11. Dynamic characteristics

[1]

All typical values are measured at nominal VCC.

[2]

tpd is the same as tPLH and tPHL

[3]

CPD is used to determine the dynamic power dissipation (PD in µW).

PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

Σ(C

L × VCC

× f

o) = sum of the outputs.

12. Waveforms

Table 8.

Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol Parameter

Conditions

−40 °C to +85 °C

−40 °C to +125 °C Unit

Min

Typ[1]

Max

Min

Max

tpd

propagation delay

A, B to Y; see Figure 7

[2]

VCC = 1.65 V to 1.95 V

1.0

3.7

9.9

1.0

13.0

VCC = 2.3 V to 2.7 V

0.5

2.5

5.5

0.5

7.0

VCC = 2.7 V

0.5

2.8

5.8

0.5

7.5

VCC = 3.0 V to 3.6 V

0.5

2.3

5.0

0.5

6.5

VCC = 4.5 V to 5.5 V

0.5

1.9

4.0

0.5

5.5

CPD

power dissipation

capacitance

VI = GND to VCC

[3]

VCC = 3.3 V

Measurement points are given in Table 9.

VOL and VOH are typical output voltage levels that occur with the output.

Fig 7.

The input A and B to output Y propagation delay times

mna041

tPHL

tPLH

A, B input

Y output

74LVC1G86 Fiches technique(PDF) 6 Page - NXP Semiconductors

74LVC1G86 Fiches technique(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Fiches technique Télécharger

Lien URL