Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MPC8544EBVTALG Fiches technique(PDF) 16 Page - Freescale Semiconductor, Inc

No de pièce MPC8544EBVTALG
Description  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FREESCALE [Freescale Semiconductor, Inc]
Site Internet  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8544EBVTALG Fiches technique(HTML) 16 Page - Freescale Semiconductor, Inc

Back Button MPC8544EBVTALG Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 20Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 120 page
background image
MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3
16
Freescale Semiconductor
RESET Initialization
For FIFO encoded mode:
FIFO TX/RX clock frequency
≤ platform clock frequency ÷ 3.2
For example, if the platform frequency is 533 MHz, the FIFO Tx/Rx clock frequency should be no more
than 167 MHz.
4.5
Other Input Clocks
For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC,
see the specific section of this document.
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8544E. Table 8 provides the RESET initialization AC timing specifications for the DDR SDRAM
component(s).
Table 9 provides the PLL lock times.
Table 8. RESET Initialization Timing Specifications1
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HREST
100
μs—
Minimum assertion time for SRESET
3
SYSCLKs
1
PLL input setup time with stable SYSCLK before HRESET
negation
100
μs—
Input setup time for POR configs (other than PLL config) with
respect to negation of HRESET
4
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with
respect to negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR
configs with respect to negation of HRESET
5
SYSCLKs
1
Note:
1. SYSCLK is the primary clock input for the MPC8544E.
Table 9. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
Core and platform PLL lock times
100
μs—
Local bus PLL
50
μs—
PCI bus lock time
50
μs—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com