Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MPC8544EBVTALF Fiches technique(PDF) 20 Page - Freescale Semiconductor, Inc

No de pièce MPC8544EBVTALF
Description  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FREESCALE [Freescale Semiconductor, Inc]
Site Internet  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8544EBVTALF Fiches technique(HTML) 20 Page - Freescale Semiconductor, Inc

Back Button MPC8544EBVTALF Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8544EBVTALF Datasheet HTML 24Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 120 page
background image
MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3
20
Freescale Semiconductor
DDR and DDR2 SDRAM
Figure 3 shows the DDR SDRAM input timing diagram.
Figure 3. DDR SDRAM Input Timing Diagram (tDISKEW)
6.2.2
DDR SDRAM Output AC Timing Specifications
Table 18 provides the output AC timing specifications for the DDR SDRAM interface.
Table 18. DDR SDRAM Output AC Timing Specifications
At recommended operating conditions.
Parameter
Symbol1
Min
Max
Unit
Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing
tMCK
3.75
6
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCS[n] output setup with respect to MCK
tDDKHCS
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCS[n] output hold with respect to MCK
tDDKHCX
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
D1
D0
tDISKEW
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com