CPC7594MATR datasheet(19/20 Pages) CLARE

19 / 20 page

CPC7594

R03

www.clare.com

3.2 Printed-Circuit Board Layout

3.2.1 DFN

NOTE: As the metallic pad on the bottom of the DFN

package is connected to the substrate of the die, Clare

recommends that no printed circuit board traces or

vias be placed under this area to maintain minimum

creepage and clearance values.

3.2.2 SOIC

3.3 Tape and Reel Packaging

3.3.1 DFN

DIMENSIONS

(inches)

5.80

(0.228)

0.35

(0.014)

1.05

(0.041)

0.80

(0.031)

2.00

(0.079)

1.27

(0.050)

(inches)

DIMENSIONS

9.40

(0.370)

0.60

(0.024)

NOTE: Tape dimensions not shown comply with JEDEC Standard EIA-481-2

Dimensions

(inches)

Embossment

Embossed

Carrier

330.2 Dia

(13.00 Dia)

Top Cover

Tape Thickness

0.102 Max

(0.004 Max)

0=1.61 + 0.10

(0.063 + 0.004)

0=7.24 + 0.10

(0.285 + 0.004)

W=16.00 + 0.30

(0.630 + 0.012)

P=12.00 + 0.10

(0.472 + 0.004)

0=6.24 + 0.10

(0.246 + 0.004)

Pin 1

User Direction of Feed

CPC7594MATR Fiches technique(PDF) 19 Page - Clare, Inc.

CPC7594MATR Fiches technique(HTML) 19 Page - Clare, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Fiches technique Télécharger

Lien URL