| Moteur de recherche de fiches techniques de composants électroniques |
|
APA600-FGES Fiches technique(PDF) 13 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
APA600-FGES Fiches technique(HTML) 13 Page - Actel Corporation |
|
13 / 174 page ![]() ProASICPLUS Flash Family FPGAs v5.7 1-7 Note: This figure shows routing for only one global path. Figure 1-7 • High-Performance Global Network Table 1-1 • Clock Spines APA075 APA150 APA300 APA450 APA600 APA750 APA1000 Global Clock Networks (Trees) 4 4 4 4 4 4 4 Clock Spines/Tree 6 8 8 12 14 16 22 Total Spines 24 32 32 48 56 64 88 Top or Bottom Spine Height (Tiles) 16 24 32 32 48 64 80 Tiles in Each Top or Bottom Spine 512 768 1,024 1,024 1,536 2,048 2,560 Total Tiles 3,072 6,144 8,192 12,288 21,504 32,768 56,320 Top Spine Bottom Spine Global Pads Global Pads Global Networks Global Spine Global Ribs High-Performance Global Network Scope of Spine (Shaded area plus local RAMs and I/Os) PAD RING PAD RING |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |